Illustration from Scientific Research

Schematic illustration of the paired memory cells on the same vdW heterostructure. The float gate (FG) is made by etching an exfoliated few-layer graphene. Thus, the paired memory cells exhibit identical thickness combination for each layer and differ only in contact configuration using 1 T edge (EC) or Cr top contact (TC).

DOI