Line Plot from Scientific Research

Open access visualization of Line Plot, L3 Cache, Memory Bandwidth, Architectures, Cache Size
CC-BY
1
Views
0
Likes

Citation

DOI: 10.1109/tpds.2022.3223512

DOI

Single socket L3 and memory bandwidth (load-only) of the three architectures under consideration. The dashed line represents the total available cache size (CS). Note the different scaling on the y-axis.

#Line Plot#L3 Cache#Memory Bandwidth#Architectures#Cache Size

Related Plots

Discover More Scientific Plots

Browse thousands of high-quality scientific visualizations from open-access research

Browse All PlotsView Collections